

Indeed, Europe has been in a continuous EDA roadmapping process with the definition of its annual

players."

All White Papers »

chuté de 16,8%, de 2 722 millions d'euros de chiffre

d'affaires en 2007 à 1 693 millions d'euros en 2008.

Podcasts		
Interview With Bruce		
Powel Douglass:		
What Is Agile?		

POLL

For those of you involved in embedded systems development: which of the following types of operating system are you planning to use in your next project?

In-house developed OS

Commercial proprietary

Linux

Android

My project doesn't need an OS

Vote Visit The Poll Archives global R&D programs.

"Europe is ahead in terms of EDA roadmapping. This may be explained by the fact that EDA business remains small in Europe, and also because US companies tend to acquire our startups' accomplishments. It is high time that we change this situation with the advent of new technology approaches such as TSV."

Borel attracted the attention on <u>The European EDA</u> <u>Roadmap 2009</u>, a 352-page document that he and twenty European industry and R&D contributors wrote for the timeframe 2008 to 2013.

In more specific terms, *The 2009 European Roadmap for design automation in semiconductor products* describes mainly SoC and SiP products, taking the best of technology capabilities for addressing new markets. The 2009 edition mainly focuses on demonstrating a complete top-down design flow, starting at specifications, then system level Design linking designers to formal customer's specification, parametrizable IPs creation, standards and Design for Manufacturability (DfM) supported by new TCAD (Technology CAD) developments.

Published mid-2009, the document is revised and expanded with new ideas, notably CAD linked to Design for Manufacturability (DfM), Systems in a Package (SiP using new technology approaches such as TSV or Through Substrate Vias for 3D stacking), security and reliability (Dependability), every year.

Borel indicated that Chinese contacts called for the translation of the European EDA Roadmap 2009 in their language.

Page 2: <u>Ex-ST exec calls for EDA to take strategic view</u> Page 1 2_

Related Links:

- Does the EDA industry have a roadmap?
- Ex-ST exec proposes pan-European chip company
- Joseph Borel unveils 12-page proposal

Please login or register here to post a comment o to get an email when other comments are made o this article

日	Print	
\square	Email	
ē	Reprints	
٥	SHARE	📲 🗐 🦓)

HOME | ABOUT | CONTACT | FEEDBACK | RSS | NEWSLETTER | MEDIA KIT | CALENDAR OF EVENTS | SUBSCRIPTIONS | ORIGINAL NEWS

NETWORK WEBSITES

<u>Green SupplyLine | CommsDesign | DeepChip.com | Design & Reuse | Embedded.com | Embedded Edge Magazine | Embedded Computing Solutions | Planet</u> <u>Analog | eeProductCenter | Electronics Supply & Manufacturing | Inside [DSP] | Automotive DesignLine | Power Management DesignLine | Wireless Net <u>DesignLine | Video/Imaging DesignLine | Industrial Control DesignLine | Programmable Logic DesignLine | Audio DesignLine | Mobile Handset DesignLine | <u>TechOnLine | DSP DesignLine | EDA DesignLine | RF DesignLine | Digital Home DesignLine</u> <u>INTERNATIONAL</u></u></u>

EE Times | EE Times JAPAN | EE Times Asia | EE Times CHINA | EE Times FRANCE | EE Times GERMANY | EE Times Korea | EE Times Taiwan | EE Times UK

Electronics Supply & Manufacturing - China | Microwave Engineering Europe | Analog Designline Europe | Automotive Designline Europe

Power Management Designline Europe | Embedded-europe.com | Mechanical Design

NETWORK FEATURES

Career Center | Conference/Events | Custom Magazines | EE Times Info/Reader Service NetSeminar Services | Sponsor Products | Subscribe to Print | Global Supply Chain Summit | Product Shopper| ProductCasts | Reprints | EDA Tech Forum



Choisir un processeur faible consommation adapté à votre projet de conception

Auparavant, pour concevoir un CPU faible consommation, il fallait faire des concessions sur les fonctionnalités, abaisser la fréquence d'horloge, ou encore attendre l'arrivée de nouvelles technologies permettant de réduire la consommation d'énergie nécessaire en mode veille comme en mode actif. Aujourd'hui, ce n'est plus le cas : le monde des processeurs a subi des transformations radicales.



Convergence power multi-corner multi-mode : une nouvelle dimension pour la conception des circuits intégrés

S'il est si délicat de franchir la limite des 65-nm pour produire des circuits intégrés, c'est parce qu'il est extrêmement difficile de gérer efficacement la consommation associée.



Principes d'un convertisseur analogiquenumérique (CAN)

Le numérique et l'analogique sont omniprésents. Mais quelle est la différence entre un CNA R-2R et un CNA à chaîne de résistances ?